
11G BERT MODULE

AP9943



Simple BERT for mass-production test

of transmission component

AP9943 11G BERT MODULE is the simple measuring instrument for an electric interface test of the optical fiber transmission component and a MUX/DEMUX circuit used by the DWDM Transmission system. Connecting AP9943 to the electric input and output interface part of an optical fiber transmission component, it is possible to measure the bit error and the durability of CDR (clock detection recovery) as a signal generation source and a receiving part. Moreover, carrying out two or more modules of AP9943, evaluation time can be shorten and MUX/DEMUX circuit of super-high-speed 40G bit/s can be evaluated.

AP9943 is the system, which is developed as a module of VXI bus main flame for measuring instrument industry standard, can correspond to various measurement needs together with other VXI modules.

The features and functions

Multi bit rate correspondence

2.48G bit/s, 2.66G bit/s, 9.95G bit/s, 10.66G bit/s

Abundant BER test patterns


- ightharpoonup PRBS Pattern: 2^7-1 , $2^{15}-1$, $2^{23}-1$, $2^{31}-1$
- Program Pattern: 8192 byte length
- Simple frame pattern (SDH-like frame generation and reception
- CDR test pattern (The pattern of ITU-T G.958 conformity)


The graphical user interface of easy operation

Capable to use signal generation source and detector

for MUX/DEMUX test by 100 bit/s x 4ch.(40G bit/s)

Measurement image figures





To receive a calibration and/or repair quote-RMA #APPAB. \$1 CTCB FRTMODULE Click here>> www.raeservices.com/services/quote.htm


Applications

Transmitting part test

- Operation Bit Rate: 2.488/ 2.66/ 9.95/ 10.66G bit/s Frequency offset is provided with ±50 ppm variation.
- Pattern dependency: Generate PRBS pattern, a program pattern, and SDH frame pattern and check if there is no pattern dependency.
- ⊕ Add some errors onto the test pattern to check the test object.

Receiving part test

- Operation Bit Rate: Confirm that any error does not occur with 2.48/ 2.66/ 9.95/ 10.66G bit/s
- Pattern dependency: Confirm pattern dependency with PRBS pattern, Program pattern, SDH Frame pattern. Input CID (0/1 continuation pattern) pattern, and measure the CDR durability.
- Error rate curve measurement: Attenuate the optical incoming signal level and measure the error rate curve.




Configuration of Medsuring Instrument


Model name	Item name	Valida	Note
AP9943	11G BERTAMODULE	compatible with 2.5Gbit/s ~ 10.66Gbit/s	Instruction manual: 1pc
		Electric interface	Software (CD-ROM): 1pc
		BER measurement	Connection cable: 1pc
		VXI C size 3 slot width	50 Ω Terminator: 4pcs
The recomme	endation products for AP9943 (in ord	der to measure, the following recommendation arti	cles are needed for AP9943.)
VXI main fran	ne \	VXI mainframe to install a VXI module	
VXI command	d module	Command module to communicate with PC	
	~	controller.	
PC (Personal	Computer)	PC to control the AP9943.	Windows95/98/NT
			CPU Speed: Pentium II
			200MHz or higher
			HD volume: Need more than
			20MB
			RAM volume: Recommend
			more than 64MB
GPIB Interfac	e card	This interface card is installed into PC.	Confirmed the operation with NI
			and Agilent product.
			VISA driver and GPIB cable are
			needed.

Related model: AP9942B SDH/SONET Analyzer

Front View refine and/or repair quote-RMA from R.A.E. Services Inc. Click here>> www.raeservices.com/services/quote.htm



No	Name of connector	Remarks
1	Clock Line Out	Provide clock to pattern deperating part
		• (10ck: 10.6642GHz) 9:95328GHz, 2.66606GHz, 2.48832GHz
		Qursur level: type (Nominal)
2	Trig In Slave	External clock signal input terminal. Operate with external
	\wedge	synchronization clock signal subordinately.
		Input frequency: 155.52MHz, 166.63MHz
	$\langle \rangle \langle \rangle$	Minimum operation signal level: more than 0.6Vpp.
3	Trig Out Clock	Clock sux trigger output. The trigger signals for a synchronization, such as eye
		pattern observation
	\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc	155.52MHz: When clock output is 9.95GHz/ 2.488GHz
		166.63GHz: When clock output is 10.66GHz/ 2.66GHz
4	Clock Line In	Standard clock input for pattern generation
		 Clock: 10.6642GHz, 9.95328GHz, 2.66606GHz, 2.48832GHz
	4).	Signal level: More than 0.7Vpp.
5	Clock Line Out	Clock signal output, which branches line clock incoming signal.
		Use for cascade connection of clock.
6	Output Clock Out	Clock signal output terminal. Provide clock for test object.
7	Output Data Out	Data signal output terminal. Provide data for test object.
8	Trig Out Pattern	Periodic trigger signal output which synchronized with the data output
9	Trig Out Error	Output pulse at the time when error is added.
10	ED Clock Line Out	Branches the signal inputted into the Clock In and output clock.
11	Input Clock In	Clock input terminal for receiving the clock signal outputted from test object.
12	Input Data In	Data input terminal for receiving the data signal outputted from test object.
13	Trig Out Slave	Output trigger signal of the divided signal of frequency inputted into clock input
		terminal.
14	Trig Out Err	Output error trigger signal when the error occurs with the data pattern inputted
		into data input terminal.



Specifications ive a calibration and/or repair quote-RMA from R.A.E. Services Inc. Click here>> www.raeservices.com/services/quote.htm

1. Clock source part of interface

Clock output	Frequency	10.6642GHz, 9.95328GHz, 2.66606GHz, 2.48832GHz
	Frequency Accuracy	± 4.6ppm
	Frequency Offset	±50ppm (1ppm/step)
	Duty	50% ± 5%
	Output Level	1Vpp (Nominal value)
	Connector	APC-3.5
	Output Impedance	50Ω Ground terminal
External	Frequency	155.52MHz, 166.63MHz
Synchronization	Frequency Tolerance Range	± 100ppm
Signal Input	Input Level	More than 0.6Vpp
	Duty	50% (Nominal value)
	Connector	SMA
	Input Impedance	50Ω Ground terminal
Clock Trigger	Frequency	155.52MHz: When Clock Output is 9.956, 2.48QHz
Output		166.63MHz: When Clock Output is 10/666 2:66GHz
	Waveform	Sine wave
	Duty	50% ± 5%
	Output Level	0.7Vpp, 50Ω
	Connector	SMA THE CONTRACTOR OF THE CONT
	Output Impedance	50Ω Ground terminal

2. PPG part of Interface

			A + A + A + A + A + A + A + A + A + A +
Line Clock Input	Frequency		40,8642GHz 3,95328GHz, 2.66606GHz, 2.48832GHz
	Frequency Tolerar	nce Range	± 100ppm
	Signal Level		0.7 15/02
	Connector		105
	Input Impedance	$\langle \mathcal{P} \rangle \langle \mathcal{P} \rangle$	${\sf S}\Omega$ Ground terminal
Line Clock Output	Frequency	\searrow	The frequency inputted into LINE CLOCK
	Duty 0) \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	50% ± 10%
	Quiput Level		$VH = 0V \pm 0.3V$, $VL = -1V \pm 0.3V$, $Vpp > 0.6V$
	TRIF (20-80%) K	76	Less than 30ps
	Connector	$\overline{}$	APC-3.5
	Output Impedance	· · · · · · · · · · · · · · · · · · ·	50Ω Ground terminal
Clock Output	Frequency		The frequency inputted into LINE CLOCK
	Duty		50% ± 10%
	Phase Condition		CLOCK rise is the center of data. Tolerance ± 20ps or less
	Connector		APC-3.5
	Output Impedance		50Ω Ground terminal
	Output Control		ON/OFF function (When set OFF, signal level is Ground level)
Data Output	Pattern	BER	PRBS Pattern: 2 ⁷ -1, 2 ¹⁵ -1, 2 ²³ -1, 2 ³¹ -1
	Transmission	Measurement	Program pattem: Program length 8192 Byte
			(Program step 1 - 16 byte [1 byte step], 16 - 8192 bytes [16 byte step])
· ·		· ·	

PPG part (continue)

Data Output	Pattern CI	ick Heres w	nd/or repair quote-RMA from R.A.E. Services Inc. www.faeservices.com/services/quote:fithyte
	Transmission	Pattern	STM-16 mode: 144 byte x 9 = 1296 byte
			Payload: Program 8bit
			PRBS: 2 ¹⁵ -1, 2 ²³ -1, 2 ³¹ -1 Scramble: 2 ⁷ -1
			Scramble ON/OFF Scramble range is whole range except line 1 in SOH.
			SOH Payload 8bit Program Pattern Full Programming
		CID Pattern	SOH Program: STM-64 mode: 576 byte x 1 = 576 byte
			STM-16 mode: 144 byte x 1 = 144 byte
			CID Length: STM-64 mode: 0 - 256 byte (1 byte step)
			STM-16 mode: 0 – 64 byte (1 byte (e))
			Payload: Program: PRBS: 2 ⁷ -1, 2 ¹⁵ -1, 2 ²³ -1
			SOH CHO PRBS
			(0)-2
	Output Level		VH = 0\(\frac{1}{2}\),VL = -1\(\frac{1}{2}\)
	TR/TF (20 - 80%)		Ledse(than 145ps
	Eye Opening		Wike than 400m(VV)
	Phase Condition		CK raise in center of data. Tolerance: less than ± 20ps
	Polarity	- (/O)	Positive populive
	Connector	\sim	APC 35
	Output Control		(DIF) function (When set OFF, signal level is Ground level)
Inverting Data	Output Level		$VH = 0V \pm 0.2V$, $VL = -1V \pm 0.2V$
Output (Option)	TR/TF (20 - 80%)	> 4/	Less than 45ps
	Eye Opening	- KIN	More than 400mV
(Phase Condition		CLOCK rise is the center of data. Tolerance ± 20ps or less
`	Polarity /	$\langle \gamma \rangle$	Positive/negative
	Connector	<u> </u>	APC-3.5
	Output Impedance		50Ω Ground terminal
	Output Control		ON/OFF function (When set OFF, signal level is -1V)
Pattern Trigger	Trigger Cycle		Trigger period of output pattern
Output	Duty		LOW level is an equivalent for 128 bits of output data.
	Output Level		VH = 0 ± -0.1V, VL = -1 ± 0.1V
	Connector		SMA
DD0 F -:	Output Impedance		50Ω Ground terminal
PPG Error Trigger	Duty		LOW level is an equivalent for 128 bits of output data.
	Output Level		$VH = 0 \pm -0.1V$, $VL = -1 \pm 0.1V$
	Connector		SMA
	Output Impedance		50Ω Ground terminal
Error Addition	Mode		Single: 1 bit error addition
			Rate: $10^{-3} \sim 10^{-12}$

3. ED part of interface calibration and/or repair quote-RMA from R.A.E. Services Inc.

Line Clock Input	Frequency	HOR HEIGE W	ww.raeservices.com/services/quote.htm 10.6642GHz, 9.95328GHz, 2.66606GHz, 2.48832GHz
	Frequency Tolerar	nce Range	±100ppm
	Input Level		0.4 ~ 1.4Vpp or 0/-1V
	Input Phase Cond	ition	CLOCK raise is the center of data.
	Phase Margin		More than ± 30deg
	Phase Adjust (Opt	ion)	Auto search, Manual adjust (10GHz band only)
			Adjust range: 1 cycle of 10.6642GHz or 9.95328GHz
	Connector		APC-3.5
	Input Impedance		50Ω Ground terminal
Data Input	Pattern Reception	BER	PRBS pattem: 2 ⁷ -1, 2 ¹⁵ -1, 2 ²³ -1, 2 ³¹ -1
, , ,		Measurement	Program pattern: program length 8192 bytes
			(Program step: 1 ~ 16 byte [1 byte step], 16 ~ 8192 bytes [(16 bytes step]
		SDH Frame	SOH program: STM-64 mode: 576 byte x 9 = 5184 byte
		Pattern	STM-16 mode: 144 byte x 9 = 296 byte
			Payload: Program 8bit
			PRBS: 2 ¹⁵ -1, 2 ²³ -1, 2 ³¹ -1 Scramble: 2 ⁷)1
			Scramble ON/OFF Scramble range is whole range except line 1 in SOH.
			SOH Payload 8bjr Rrogram Pattern
			Full Programming
		OID D-#	OCUPA CTU O CALLETO LA LA LETO LA LA LA LA LETO LA LA LA LA LETO LA
		CID Pattern	SOH Program: STM-64 mode: 576 byte x 1 = 576 byte
		l N	STM-12 mode: 144 byte x 1 = 144 byte
			CIQ Dength: STM 64 prode: 0 ~ 256 byte (1 byte step) STM-16 mode: 0 ~ 64 byte (1 byte step)
		200	Payload Program: PRBS: 2 ⁷ -1, 2 ¹⁵ -1, 2 ²³ -1, 2 ³¹ -1
			OP SOH CID (0/1) PRBS
		\mathcal{N}	M
		\ \(\frac{1}{2}\)	1
	MO5.		
(
		$\langle \rangle$	
	Input Level Operation Signal Level		111-011-02111-0211
			$VH = 0V \pm 0.2V$, $VL = -1V \pm 0.2V$
			More than 400mV
	Input Phase Cond	ition	CLOCK raise is the center of data.
	Phase Margin		More than ± 30deg
	Polarity		Positive/Negative
	Connector		APC-3.5
Clock Output	Frequency		Frequency inputed into LINE CLOCK
	Duty		50% ± 10%
	Output Level		$VH = 0V \pm 0.3V$, $VL = -1V \pm 0.3V$, $Vpp > 0.6V$
	TR/TF (20-80%)		Less than 30ps
	Connector		APC-3.5
	Output Impedance		50Ω Ground terminal
	Output IIIDeuaii F	,	
		,	
	Duty Connector	,	50% ± 5% SMA

FD part	(continue)

Duty	on and/or repair quote-RMA from R.A.E. Services Inc. -> www.45198-6700-651561756-6700-655-700-65
T. Control of the Con	50% ± 5%
Output Level	$VH = 0V \pm 0.1V$, $VL = -1V \pm 0.1V$
Connector	SMA
Output Impedance	50Ω Ground terminal
Error Trigger Output	Generate pulse when it detects error.
Duty	Low level is equivalent for 128 bits of output data.
Output Level	$VH = 0V \pm 0.1V$, $VL = -1V \pm 0.1V$
Connector	SMA
Output Impedance	50Ω Ground terminal
SYNC Detection	Pattern synchronize detection
Loss of Clock	Detect when Clock is not imputed.
Manual Measurement	From the measure start button is pushed to the stop button pushed.
Single measurement	1 measurement which was set measurement time by the user
Repeat measurement	Repeat measurement which was set measurement in the user
Measurement Time	1 ~ 999 seconds or 1 ~ 999 minutes or 1 + 989 hours
Measurement Result	Cumulative, Measurement period
	Duty Output Level Connector Output Impedance SYNC Detection Loss of Clock Manual Measurement Single measurement Repeat measurement Measurement Time Measurement Result

4. Common parteceive a calibration and/or repair quote-RMA from R.A.E. Services Inc.

Environment	Operation Temperature Range	www.raeservices.com/services/quote.htm 5 ~ 35 degrees
	Operation Humidity Range	20 ~ 80%
Dimension/ Weight	Dimension	Module: 90(W) x 262(H) x 355(D) mm (VXI C-size 3 slots width)
		VXI frame mounted: 152(W) x 388(D) x 548(D) mm
	Weight	Module: 6kg, VXI frame mounted: 17kg
Power	+24V	1.0A
Consumption	+12V	1.0A
	+5V	8.0A
	-2V	1.0A
	-5.2V	2.0A
	-12V	2.0A
	-24V	1.0A
VXI bus	Device Type	Message Based Servant
	VXIbus Backplane	P1 and P2 (VXI specification 1.3 conformity)
	Indication	Access, Fail, Err
		Clock source part: 11GHz, 10GHz, 17GHz, 2:56Hz
		ED part: Gate, Sig, Sync, Bit
Accessories	Instruction Manual: 1pc, AP9943 Software(CD-ROM): 1pc, Conrector cable(U link): 1pc, 500, Terminator: 4pcs	

5. Option

Option 1: Phase adjust function

Option 2: Data bar (inverted signal) output

Please refer detail in specification

Specifications are subject to change without notice.

ANDO ELECTRIC CO., LTD

3-484, Tsukagoshi, Saiwaiku, Kawasaki, Kanagawa, 212-8519 Japan Phone: +81(0)44 549 7300 Fax: +81(0)44 549-7450

ANDO CORPORATION

20420 Century Boulevard, Germantown, MD 20874, U.S.A. Phone: +1 301 916 0409 Fax: +1 301 916 1498

ANDO EUROPE B.V.

HEADQUARTERS: "Vijverdam" Dalsteindreef 57, 1112XC Diemen, The Netherlands. Phone: +31(0)20 698 1441 Fax: +31(0)20 699 8938

 $\textbf{NIEDERLASSUNG DEUTSCHLAND:} \ \ \text{Nymphenburger Stra}\\ \beta \text{e } 119 \text{ B}, \text{ D-80636 Munchen, Germany} \quad \text{Phone: } +49(0)89 \text{ } 143 \text{ } 8150 \quad \text{Fax: } +49(0)89 \text{ } 143 \text{ } 81555 \\ \text{Proposition of the proposition of the proposition$

ANDO ELECTRIC INC.

19 Kim Keat Road #05-03 Fu Tsu Building Singapore 328804 Phone: +65 251 1391 Fax: +65 251 1987

Please visit our website for more information: **WWW.ando.com**